## Towards Building Energy Efficient, Reliable and Scalable NAND Flash Based Storage Systems

Vidyabhushan Mohan

Ph.D. Dissertation Defense

Department of Computer Science, University of Virginia 10/16/2015



Slide 2 of 42

## **NAND Flash Scalability**

- **1.** Geometric Scaling shrinking transistors
- 2. Logical scaling multiple bits per cell
- 3. Transition from 2D to 3D Increase #layers



Actual data from ISSCC proceedings and projections from ITRS 2013

## Major NAND Flash Storage System Challenges



System Heterogeneity: Flash in cameras optimized for absolute power. Flash in data centers optimized for power efficiency

[1] http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2011/20110810\_T1A\_Maislos.pdf

## **Dissertation Goals**

- Develop architecture level models to study power, reliability and performance of flash based storage systems
- Explore dependencies and tradeoffs between various metrics
- Design algorithms and architectures to develop application optimal storage systems

## **Dissertation Contributions**



## Outline

- Scalability
- Reliability
- Power

## **Growth in Storage System Performance – Past, Present and Future**



## **Conventional SSD Hardware Architecture**



Image source: http://www.thinkcomputers.org/crucial-mx100-512gb-solid-state-drive-review/2/

## **SSD Controller Internals**



#### **FTL Processor Task Management**

- 1. Host I/O
- 2. Logical to physical (L2P) table
- 3. Garbage Collection (GC)
- 4. Wear leveling (WL)

### SSD Controller



## **SSD Hardware Model**

- Developed a generic SSD model with low effort to change and high observability
  - Enables architectural exploration
  - Tool: Intel Cofluent Studio
  - System C based
  - Functional Model

#### **Major Hardware Parameters**

Controller	<ul> <li>FTL processor core frequency, number of cores, DRAM size and bandwidth, ECC bandwidth, number of NAND channels, channels bandwidth</li> </ul>
NAND	• Capacity, read and program latency, number of chips per channel, array configuration
Host Interface	<ul> <li>Host line rate (SAS, SATA, PCIe), command overhead, code rate</li> </ul>

Important parameters in **bold** 

## SSD Software (aka) Flash Translation Layer (FTL) Model

#### SSD's Secret Sauce

- Existing work(s) treat FTL processor as a black box
- Generic FTL model that abstracts out the details

#### Common FTL Tasks

- Host I/O management
- Logical to physical (L2P) address table translation management
- Garbage collection (GC)
- Wear leveling (WL)



## Flash Translation Layer (FTL) and Workload Model

#### FTL Model

- FTL Task latency for each phase and task (measured in processor cycles)
- Measured from enterprise drives with varying capacity 100GB to 1TB
- Workload Model
  - A synthetic workload generator similar to IoMeter
  - Used by several customers to evaluate SSD performance
  - Focus mainly on random I/O workload performance

#### Major FTL and Workload Parameters

 Logical page size, L2P table hit rate, write amplification (WA) factor, cycles per FTL operation type and phase

Workload (Iometer)

FTL

• Read/Write ratio, IO request size (4K, 8K, and so on), Queue depth

Important parameters in **bold** 

## Metrics, Workloads and Baseline

- Metric: Normalized Throughput (I/O operations per second (IOPS))
  - Baseline: 8TB SSD with 8GB DRAM cache
  - L2P table fits in the cache
- Workload: 100% random workload (based on lometer)
  - Read/write ratio: 0% (write only) to 100% (read only)
  - Host queue depth: 1 to 256

## Read-only workload performance in conventional SSDs



#### **Observations**

- Performance of the drive decreases
  - as SSD capacity increases
- Performance impact due to L2P
  - table size resulting in high cache
  - miss rate
    - Minimal GC or WL operations for read-only operations

## Mixed workload performance in conventional SSDs



#### **Observations:**

- 1. Performance decreases with SSD capacity
  - **3** % of FTL processor cycles spent on host operations reduces with capacity

## FScale: A Performance Scalable SSD Architecture

#### Motivation

- Reduce L2P table size
- Increase FTL processor compute power
- FScale: A distributed processor based SSD architecture
  - Hardware architecture scales FTL processor power
    - Replace passive NAND packages with Active NAND packages
  - Software architecture
    - reduces L2P table size by converting the table into a hierarchy
    - distributes operations to take advantage of distributed processor

## **FScale: Distributed Hardware Architecture**



#### Active NAND Package



 Low power local controller (LC)
 Ability to correct NAND errors with mini-ECC engine
 L2P address translation (in LC)

4. GC and WL (in LC)

## **FScale: Distributed FTL Architecture**



## FScale Architecture Performance Evaluation Write-intensive Workloads



#### **Observations**

FScale performance scales with capacity and better than conventional SSD performance by offloading GC and WL to local controllers
 More than 2X increase in SSD performance

## FScale Architecture Read-only Workload Performance at Various Queue Depths



#### **Observations**

Low Queue Depth (QD<=32) performance lower than conventional Latency impact of P2L table access

# High queue depth (QD>32) performance higher than conventional architecture

Pipelining and handling more requests hides latency impact



- Developed a SSD hardware and FTL model
  - Using measurements from real drives
- Show that FTL processor compute power and DRAM cache size are primary bottlenecks for scaling SSD performance
- Propose and evaluate FScale, a scalable distributed processor based architecture to overcome the bottlenecks
- Work done at SanDisk
- Presented a subset at SanDisk Technical Conference (internal)
- Filed 4 patent applications based on this work
- To submit to USENIX ATC

## Outline

- Scalability
- Reliability
- Power

## **Cost of SSDs in Datacenters**



Type of SSD	\$/GB <sup>[1]</sup>	Relative Endurance @ 3xnm
SLC	20	8x
eMLC	6	2x
MLC	2	1x

Commodity Servers Enterprise Servers MLC NAND flash is the most cost efficient......

[\*] Assumes 4 HDD per SSD to attain equivalent performance[1] As of 2011, but the cost ratios are similar in 2015

#### But have the least reliability

1 bit per cell - Single Level Cell (SLC) 2 bit per cell - Multi-Level Cell (MLC) 2 bit per cell – enhanced Multi-Level-Cell (eMLC)



# How to make MLC SSDs **reliable enough** to use in data centers?

# Specifically, how to **increase endurance** of MLC SSDs in data centers?

## Cycling

- Writes and Erase stress events
- Side effect of cycling
  - Trapped charges
  - Increase in threshold voltage ( $\Delta V_{th,s}$ )



## Change in Threshold voltage Distribution with Cycling

Program/Erase cycles increase charge trapping in tunnel oxide which reduces available margin by moving distributions to the right



## **Data Retention**



- Stress Induced Leakage Current (SILC)
  - Charge leakage due to trap assisted tunneling
- $\delta V_{th} = V_{th1} V_{th4}$ 
  - $-\delta V_{th} ==$  Margin => Data retention failure
- Data Retention Time (t<sub>retention</sub>)= t4 –t1
- Exacerbated by temperature

## Change in Threshold Voltage Distribution with Stress Induced Leakage Current (SILC)



## Cycling vs Retention for 2-bit MLC Flash



#### **Major Parameters**

F =80nm, Temperature = 30C, Values for model parameters derived from empirical data collected from device level experiments. References in slide 70

## reFresh SSDs: Architecture



- Useful for enterprise applications which do not require high data retention.
  - Tradeoff retention for higher endurance
- Refresh Queue
  - Managed by the SSD controller
  - Queue entries Pointers to physical flash blocks that have valid data
  - Priority queue Sorted by block lifetime
  - FENCE model estimate used to determine queue ordering

## Evaluating reFresh SSDs with 1 month Data Retention



Slide 32 of 42

## **Summary** Published at Hot Storage 2010 and UVa Tech Report 2012

- Physics based model for NAND endurance and data retention
- Abstracts low level reliability issues into application and system level reliability
- Major parameters
  - Cycling: Number of program and erase operations
  - Recovery period: Time between cycles
  - Drive operation temperature
  - Flash technology
- Quantify the tradeoff between endurance and data retention
- Propose new firmware algorithm to exploit the tradeoff and increase SSD endurance

## Outline

- Scalability
- Reliability
- Power

## **Motivation**

- System Heterogeneity severely impacts power
- No publicly available tools to study power
  - Design space exploration
  - Study impact of various parameters
- FlashPower fills this void
  - Analytical Model based on NAND operation
  - Validated with measurements from real chips
  - Highly parameterized to enable design space exploration



SD Cards



Embedded storage



## **NAND Flash Memory Operation**


## FlashPower

- Based of CACTI Architectural simulator for memory systems
- 6 Major parameter categories, 35 parameters total
  - Micro-architectural: e.g. Capacity, #blocks, #pages, etc.
  - Timing: e.g. Read/Write/Erase latency.
  - Device: e.g. Feature size, oxide thickness, coupling ratio, etc.
  - Voltage: e.g. Read/Program/Erase voltage, etc.
  - Workload: e.g. Distribution of 1s and 0s in data.
  - Policy: e.g. #verify cycles, write/erase optimization flags, etc.

# **MLC Flash Chip Configuration**

#### 3 Chips from different manufacturers

Chip Name	Capacity (Gb)	Page size (KB)	Pages/ Block	Blocks/ Plane	Planes/ Die	Dies	F (nm)
B-MLC8	8.25	2	128	2048	2	1	72
D-MLC32	33.77	4	128	2096	2	2	80*
E-MLC64	66	4	128	2048	4	2	51

Experimental measurement provided by NVSL team in UC SanDiego.

\*Estimated feature size

# **Modeling Results for MLC Flash: Read Operation**



# **Design Space Exploration Using FlashPower**

Chip Name	Page Size (KB)	Pages / Block	Blocks / Plane	Planes/ Die	Dies/ Chip	Optimal for:
X1 – M16	2	128	2048	2	2	Random IO
X2 – M16	4	128	2048	2	1	Sequential IO



# **Summary** Published at DATE'2010 and TCAD'2013

- Developed FlashPower, an analytical Model based on NAND read, program and erase operation
- Validated FlashPower, with measurements from real chips
- Highly parameterized
- Enables NAND flash chip architects to study tradeoffs between various array configurations
- Used by universities (SNU, RPI, Penn State), and companies (Micron)

## **Dissertation Statement**

This dissertation addresses the power, reliability and scalability challenges of NAND flash based storage systems by building an set of tools to **model the metrics, exploring the inter-relationship between metrics** and **evaluating the design space to build optimal** NAND flash based storage systems.

# **Other Work**

- STT-RAM memory evaluation (at UVa)
  - HPCA 2011: Architecting processor caches with STT-RAM with relaxed retention
  - ISPLED 2011: Thermal noise model for simulation statistical variations in Magnetic Tunnel Junctions (MTJs)
- Gigascale cache design with STT-RAM (Internship at Rambus Labs)
  - Propose and evaluate a new architecture for designing gigabyte scale STT-RAM last level caches
  - Virtual Cache (VCache) Architecture: Decouple tag and data based cache design by introducing a new address space to manage VCaches
- SSD reliability evaluation (Internship at Google)
  - Built statistical models to evaluate SSD failure mechanisms and predict lifetime of SSDs deployed in data centers while running real world workload

# **Publications**

- Vidyabhushan Mohan, Sudhanva Gurumurthi and Mircea R. Stan. FlashPower: A Detailed Power Model for NAND Flash Memory. Design, Automation and Test in Europe (DATE), Dresden, Germany. March 2010.
- 2. Vidyabhushan Mohan, Taniya Siddiqua, Sudhanva Gurumurthi and Mircea R. Stan. How I Learned to Stop Worrying and Love Flash Endurance. 2nd Workshop on Hot Topics in Storage and File Systems (HotStorage), Co-located with USENIX Annual Technical Conference, Boston, MA. June 2010.
- Vidyabhushan Mohan, Sriram Sankar and Sudhanva Gurumurthi. reFresh SSDs: Enabling High Endurance, Low Cost Flash in Datacenters. University of Virginia, Technical Report, CS-2012-05. May 2012 and Flash Memory Summit, August 2012.
- 4. Vidyabhushan Mohan, Trevor Bunker, Laura Grupp, Sudhanva Gurumurthi, Mircea R. Stan and Steven Swanson. Modeling Power Consumption of NAND Flash Memories Using FlashPower. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Issue 7, July 2013.

# **Publications**

- 5. Clint Smullen, Vidyabhushan Mohan, Anurag Nigam, Sudhanva Gurumurthi and Mircea R. Stan. Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches. The 17th IEEE Symposium on High Performance Computer Architecture (HPCA-17), February 2011.
- 6. Anurag Nigam, Clint Smullen, **Vidyabhushan Mohan**, Eugene Chen, Sudhanva Gurumurthi and Mircea R. Stan. Delivering on the Promise of Universal Memory for Spin-Transfer Torque RAM (STT-RAM). International Symposium on Low Power Electronics and Design (ISLPED). Fukuoka, Japan. August 2011.

## Questions



# **Backup for Scalability Section**

## **Growth in Storage System capacity**



## **Growth in Storage System capacity**

# Captive flash supply AND in-house controller expertise are prerequisites to build cost efficient and high performance SSDs

# **FScale Architecture**

#### Rationale

- Capacity scales by adding more storage i.e. NAND chips
- Add more processing capability for each NAND package
  - Package: a group of NAND chips
  - Manage cost since we build a special package only for applications that require high scalability

# Why performance doesn't scale with capacity?

- As capacity increases,
  - L2P table size increases which results in higher cache miss rate
  - FTL processor cycles spent on non-host operations increases
    - To service L2P table misses, Garbage Collection (GC) and Wear Leveling (WL)
- Drawbacks with existing solutions
  - Reduce L2P Table size by increasing the logical page size
    - Increases write amplification (WA), higher stress on NAND memory
  - Increase processor frequency with capacity
    - Increases cost (non-NAND)
    - Delays time-to-market (design and development time with each new processor)

# FScale Architecture: Impact on L2P table size



Cache Latency Metric	Conventional	FScale		
		Min	Тур	Max
Hit Latency #DRAM, NAND access	1,0	1,0	1,3	1,7
Miss latency #DRAM, NAND access	2,1	2,1	2,4	2,8

#### **Observations**

- 4X to 2.7X reduction in L2P table size withFScale architecture -i.e. For a fixed cache size, equivalent improvement in hit rate
  - Only the L2P Table Directory is cached
- 2. However, cache latencies (hit and miss) are higher for FScale architecture
  - Traversing the P2L map table
    - requires several NAND accesses
  - Btree and sorted P2L table fixes the latency bounds

### 0% Read Workload performance in conventional SSDs

#### SSD Throughput vs FTL processor utilization for 0% read workload



**FTL Processor Utilization Breakdown** 

### 25% Read Workload performance in conventional SSDs



#### SSD Throughput vs FTL processor utilization for 25% read workload

FTL Processor Utilization Breakdown



■ GC+WL ■ L2P ■ Host ■ Idle

### 75% Read Workload performance in conventional SSDs

# SSD Throughput vs FTL processor utilization for 75% read workload



FTL Processor Utilization Breakdown



## 50% write workload – Performance with FScale



## FScale Architecture Performance Evaluation Read-intensive Workloads



#### **Observations**

- 1. FScale performance does not scale for read-intensive workloads
- For read-only workload, FScale performance lower than conventional SSDs

#### Reason:

- 1. Effectiveness of LC decreases due to low GC and WL
- Performance affected by latency penalty due to L2P table management at local controller (LC)

#### FScale Architecture Read-only Workload Performance at Various Queue Depths for capacities 8TB, 16TB and 128TB



# FScale Architecture Read-only Workload Performance at Various Queue Depths



#### **Observations**

As queue depth increases, the performance of read-only workload increases and exceeds conventional SSD architecture performance

#### <u>Reason</u>

When the number of pending host I/O request increases, we can effectively hide the latencies of L2P table management at the local controller (LC)

# SSD Capacity vs L2P table size for conventional architectures



# **Backup for reliability section**

# Cycling

- Writes and Erase stress events
- Side effect of cycling
  - Trapped charges
  - Increase in threshold voltage ( $\Delta V_{th,s}$ )



# **Cycling - Recovery Model**

- Quiescent period between stresses
- Some charges get detrapped
- Reduces the threshold voltage (ΔV<sub>th,r</sub>)



# **Impact of Recovery Period on Cycling**



#### **Important Input Parameters:**

F =80nm, Temperature = 30C

Values for model parameters derived from empirical data collected by experiments at device/circuit level

## **Data Retention**



- Stress Induced Leakage Current (SILC)
  - Charge leakage due to trap assisted tunneling
- $\delta V_{th} = V_{th1} V_{th4}$ 
  - $-\delta V_{th} ==$  Margin => Data retention failure
- Data Retention Time (t<sub>retention</sub>)= t4 –t1
- Exacerbated by temperature

# **Workload Traces**

Workload <sup>[3]</sup>	Total I/Os (millions)	Read/Write Ratio
Display Ads Platform Payload Server (SSD- DAPPS)	10.9	1:1.2
Exchange Server (SSD-EXCH)	22	1:2.2
MSN File Server (SSD-MSNFS)	15.54	1:1.2
MSN Metadata Server (SSD-MSNCFS)	7.8	1:0.64

SSD traces extrapolated from HDD I/O traces of enterprise workloads

[3] HDD Traces from IOTTA Trace Repository from SNIA - <u>http://iotta.snia.org/</u>

# **Baseline: How long do Enterprise SSDs last?**



Even with reduced retention, SSDs do not last for their service life

# reFresh SSDs: Operation

Refresh operation invoked at regular intervals on blocks in the refresh queue



Unlike wear leveling, refresh operations are triggered to handle a immediate deadline (PBRP < VRP)

# **FENCE – Stress and Recovery Model**

Increase in threshold voltage due to stress -ΔV<sub>th,s</sub> = C<sub>1</sub> \* cycle<sup>0.62</sup> + C<sub>2</sub>
 \* cycle<sup>0.30</sup>

- Decrease in threshold voltage due to recovery -  $\Delta V_{th,r} = C_3 * \ln (\Delta V_{th,s}) * \ln (t)$ 

• Effective increase in threshold voltage -  $\delta V_{th} = \Delta V_{th,s} - \Delta V_{th,r}$ 

#### **FENCE – SILC Model** Larcher et al. SILC effects on *E*2PROM memory cell reliability

- J<sub>SILC</sub> = J tr(t) + Jss
- Jss >> J tr(t)
- JSILC = A<sub>SILC</sub> x F<sup>2</sup><sub>ox</sub> x exp(-B<sub>SILC</sub>/F<sub>ox</sub>)
  ASILC = C x J<sup>b</sup><sub>str</sub> x exp (-D/Q<sup>a</sup><sub>inj</sub>)
  (A,B,C,D, a,b are constants)

Another distinct trend that can be observed from the above figures is that every line has 4 distinct slopes depending on the amount of cycling the cell has experienced. This behavior is in accordance with studies by [?]. According to [15], for P/E cycles less than  $10^3$ , the drop is threshold voltage is dominated by  $A_{SILC}$  more than the cycle count, while for P/E cycles greater than  $10^5$ , the threshold voltage saturates because the oxide field across the tunnel oxide decreases and the leakage current also decreases. Between  $10^3$  and  $10^4$  cycles, a combination of these two effects results in a different slope. Because of the difference in the slope of the curve, the rate of change in retention period also varies significantly.

Moazzami et al observed that for thinner tunnel oxide (< 13*nm*), the steady state component dominates the transient component [21]. As [5, 14, 28] show, this steady state component predominantly originates from a trap-assisted tunneling mechanism, where presence of interface and bulk traps increase the leakage current. Hence, to model  $J_{SLC}$ , it is sufficient to model the steady state component ( $J_{zz}$ ). So, Equation (12) can be modified to

$$LC = J_{55}$$
 (13)

Because the tunnel oxide thickness is smaller than 13nm for many generations of NAND flash [11], Equation (13) provides a good estimate of SILC. According to Larcher et al, the steady state component is modeled by using a Fowler-Nordheim (FN) like expression, as given below [15].

JST

$$J_{SILC} = J_{ss} = A_{SILC} \cdot F_{OX}^2 \cdot \exp(-\frac{B_{SILC}}{F_{OX}}) \qquad (14)$$

$$A_{SILC} = C \cdot J_{STR}^{\beta} \cdot \exp(-D \cdot Q_{INJ}^{\alpha})$$
 (15)

The barrier height used to calculate the exponential factor  $B_{SILC}$  is between 0.8 - 1.1eV.  $F_{OX}$  is the electric field across the tunnel oxide during stress events and is considered to be 3.8MV/cm. The values for constants C,  $\beta$ , D,  $\alpha$  are available in [15]. The term  $J_{STR}$  represents the current density across the tunnel oxide during stress events and is a function of applied program or erase voltage. We assume an operating voltage of 16V for program and erase operations based on [11].  $Q_{INJ}$  is the total amount of charge exchanged across the tunnel oxide and is a function of P/E cycles. Incorporating the cycling term in  $Q_{INJ}$  helps to calculate the leakage current as a device is cycled over a period of time. Based on [15],  $Q_{INJ}$  can be defined as,

$$Q_{INJ} = \Delta Q_{INJ} \cdot N_C$$
 (16)

$$Q_{INJ} = \Delta V_{th} \cdot C_{CG}$$
 (17)

where  $\Delta V_{th}$  is the threshold voltage difference between programmed and erased state and  $C_{CG}$  is the pacitance between the control gate and floating gate of a FGT.

Equation (14) represents the SILC due to the presence of trapped charges in the tunnel oxide. Assuming it  $Q_{th,2pread}$  to be the total charge stored in the floating gate corresponding to a logical bit,  $\delta V_{th}$  to be total arge trapped in the tunnel oxide (calculated from Equation (11)), and  $J_{SILC}$  to be the leakage current, we a calculate the time taken for the charges to leak from the floating gate (*transmission*) to be,

$$t_{retention} = \frac{(Q_{th,pread} - \delta V_{th})}{J_{SUC}}$$
(18)

# **References for FENCE**

- 1. Mielke et al. Recovery Effects in the Distributed Cycling of Flash Memories
- 2. Mielke et al. Bit error rate in nand flash memories
- 3. Yamada et al. A novel analysis method of threshold voltage shift due to detrap in a multi-level flash memory
- 4. Yang et al. Reliability issues and models of sub-90nm NAND flash memory cells.
- 5. de Blauwe et al. SILC-related effects in flash *E*2PROM's-Part I and II: A quantitative model for steady-state SILC.
- 6. Larcher et al. SILC effects on *E*2PROM memory cell reliability

# **Estimating SSD Lifetime**

- Reliability long term effect
- Traces Disk activity over 1 day and are from HDD based systems
  - Extrapolate HDD trace into SSD trace
  - Extrapolate 1 day behavior to disk service life.
- Capture temporal and spatial lifetime of SSD
  - Block B<sub>i</sub> at time T<sub>i</sub> has remaining lifetime L<sub>i</sub> after P<sub>i</sub> cycles
#### **Cross Validation for SSD workloads**

Workload	Mean			Std deviation		
Workload	M	E	D	M	E	D
DAPPS $(i = 1)$	6.51	6.52	0.01	0.34	0.27	0.07
DAPPS $(i = 2)$	4.49	4.52	0.03	0.33	0.23	0.10
Exchange $(i = 1)$	2.91	3.37	0.46	0.33	0.80	0.47
	3.78	5.37	1.59	0.19	2.98	2.79
Exchange $(i = 2)$	1.07	1.31	0.24	0.15	0.63	0.48
	1.73	3.54	1.81	0.13	1.93	1.8
MSNFS $(i = 1)$	4.39	4.45	0.06	0.33	0.24	0.09
MSNFS $(i = 2)$	2.31	2.33	0.02	0.31	0.23	0.08

## Impact of Temperature on SSD reliability



### **Future Research Directions**

- **1**. Hardware architectures
- 2. Software System architecture
- 3. Emerging memories: Materials and Circuit Design

#### **Future Research Directions – Hardware architectures**

#### In-Storage Compute

- How to effectively use the processing power of a storage device?
- Increase performance and energy efficiency by reducing data movement across storage interfaces
- Software Defined SSDs
  - How much FTL is too much?
  - Software configurability of SSDs
  - Optimize data layout and increase performance and reliability

#### **Future Research Directions - Software Architectures**

- Exploiting in-storage compute
  - Rewrite applications to take advantage of in storage compute
  - Example: Send a search request (map-phase) instead of read/write I/O requests
  - Process result from the storage in the reduce phase
- With new storage class memories (SCMs), the software latency is no longer negligible
  - Optimize software based on SCM technology

# Future Research Directions - Materials and Circuit Design

- Storage Class Memories: Bridge gap between memory and storage in the memory hierarchy
  - PCRAM (e.g. Intel/Micron's 3D Xpoint)
  - ReRAM (SanDisk/Samsung/etc.)
  - STT-RAM
- 3D NAND: Challenges as we go to hundreds of layers
- Circuit and Package Design: Cost effective methodology to design a chip where features can be easily modified based on application
  - System heterogeneity: Personal electronics, Cars and Data centers
  - Cost reduction and higher chances of success when a memory is used for many applications

#### **Backup results for power section**

# **Power State Machine for MLC Flash**



#### **Definitions**

- 1. Multi-Level Cell (MLC) Flash : 2 bits are stored per memory cell
- 2. Page: Smallest granularity of read/write operation
- 3. Fast & Slow Page: Page types categorized based on read/write access latency

#### **Complete Parameter List for FlashPower**

Microarchitectural Parameters		Timing Parameters				
N <sub>pagesize</sub> (R)	Size (in bytes) for the data area in each	t <sub>program</sub> (R)	Latency to program a page for SLC flash			
	page.		(fast page in MLC flash).			
N <sub>sparebytes</sub> (R)	Size (in bytes) for the spare area in each	$t_{read}$ (R)	Latency to read a page in SLC flash (fast			
	page.		page in MLC flash).			
N <sub>pages</sub> (R)	Number of pages per block.	terase (R)	Latency to erase a flash block.			
N <sub>brows</sub> (R)	Number of rows of blocks in a plane.	$t_{program, slow}$ (O)	Latency to program a slow page in MLC			
			flash. Defaults to $t_{program} * 2$ .			
$N_{bcols}$ (O)	Number of columns of blocks in a plane.	$t_{read,slow}$ (O)	Latency to read a slow page in MLC			
	Defaults to 1.		flash. Defaults to $t_{read} * 2$ .			
N <sub>planes</sub> (O)	Number of planes per die. Defaults to 1.		Bias Parameters			
$N_{dies}$ (O)	Number of dies per chip. Defaults to 1.	$V_{dd}$ (R)	Maximum operating voltage of the chip.			
tech (R)	Feature size of FGTs.	$V_{read}$ (O)	Read voltage for SLC flash (fast page in			
			MLC flash). Defaults to 4.5V.			
Bits_per_cell (R)	Number of bits per FGT.	$V_{read,slow}$ (O)	Read voltage for slow page in MLC			
			flash. Defaults to 2.4V.			
Device-level Parameters		$V_{bl,drop[0/1]}$ (O)	Bit-line swing for read operation. De-			
			faults to 0.7V.			
$N_A, N_D$ (O)	Doping level of P-well and N-well. De-	$V_{pgm}$ (O)	Program voltage for selected page. Ob-			
	faults to $10^{15} cm^- 3$ and $10^{19} cm^- 3$ .		tained from ITRS.			
β (O)	Capacitive coupling between control	$V_{era}$ (O)	Erase voltage to bias the substrate. Same			
	gate and P-well. Defaults to 0.8.		as $V_{pgm}$ .			
GCR (O)	Ratio of control gate to total floating gate	$V_{bl,pre}$ (O)	Bit-line precharge voltage. Defaults to			
	capacitance. Obtained from ITRS.		$3/5$ th of $V_{dd}$ .			
$t_{ox}$ (R)	Thickness of tunnel oxide in FGTs.	$V_{step}$ (O)	Step voltage used for program and erase.			
			Defaults to 0.3V.			
$\frac{W}{L}$ (O)	Aspect ratio of FGTs. Defaults to 1.					
	Workload Pa	rameters				
$N_{bits_1}$ (O)	Number of 1's to be read, or programmed.					
	Policy Para	meters				
Nread_verify_cycles (R)	Number of read verify cycles for a program operation.					
$N_{erase\_cycles}$ (R)	Number of erase pulses required to erase a block.					
$\Delta V_{th,slc}(O)$	Threshold voltage difference between prog	Threshold voltage difference between programmed and erased state for SLC flash. Defaults to 3V.				
$\Delta V_{th,mlc}(O)$	Threshold voltage difference between adjacent programmed states for MLC flash. Defaults to 0.9V.					
$Optimize_Write(O)$	Boolean flag enabling optimization to certain threshold level transitions in MLC flash.					
	Defaults to false.					
$Optimize\_Erase(O)$	Boolean flag enabling optimization if the threshold level of a FGT is unchanged after programming.					
	Defaults to false.					

# **Modeling Results for MLC Program Operation**



# **Modeling Results for MLC Erase Operation**



B-MLC8: 94% accurate, D-MLC32: 82% accurate, E-MLC64: 83% accurate

#### **Backup for related work**

#### **Related Work - Power**

SSD Power Characterization

System level

Yoo et al. HotStorage 2011 Bjørling et al. IEEE Data Eng. 2010 Hui et al. APSCC 2011

Memory modeling & measurement Gr



Charge Transport & Chip design
Device/Circuit level

Grupp et al. MICRO 2009 Jung et al. MSST 2012 Dong et al. ICCAD 2009 Thozhiyoor et al. ISCA 2008 Smullen et al. HPCA 2011

Lenzlinger et al. IEEE TED'64 Tanaka et al. ISSCC'94 Suh et al. ISSCC'95

# **Related Work - Reliability**

Reliability management in a storage array Kadav et al. SIGOPS 2010

System level

SSD level modeling and measurement



**Device** level

Device & chip modeling measurements

Kadav et al. SIGOPS 2010 Soundararajan et al. FAST 2010 Yang et al. HPCA 2011

Pan et al. HPCA 2012 Boboila et al. FAST 2010 Sun et al. SNAPI 2011

Mielke et al. IRPS 2006, 2008 Larcher et al. Trans. Devices, Material reliability 2002

#### **Related Work - Scalability**

# This work

Architecture level

Ouyang et al. ASPLOS'14 Tiwari et al. FAST'13 Li et al. Usenix ATC'14

#### **NAND Flash Primer**

# Floating Gate Transistor (FGT) Programmable Threshold Voltage



# Write/Program

# Writes increase threshold voltage



## **Threshold voltage distribution for SLC flash**



# **Threshold voltage distribution for MLC flash**



#### **Erase – Switch back to default state**



# Reads – Sense Threshold Voltage Reads sense threshold voltage



#### **NAND Flash Memory Organization**



#### Package =>Dies =>Planes + Buffer =>Block=>Pages<sup>2</sup>

# **NAND Flash Plane**



Slide 96 of 42

# Multi-page Architecture for MLC flash

- Multi-page architecture defines how voltage levels are mapped to bits
- Lets assume 2-bit MLC

# Multi-page Architecture for MLC flash

- Multi-page architecture defines how voltage levels are mapped to bits
- Lets assume 2-bit are stored per memory cell



**Fast Page:** Latency to sense the first bit in a `cell (page 0 bits) **Slow Page:** Latency to sense the second bit in a cell (page 1 bits)

#### **General backup**

#### **Dissertation Contributions**

Power	<ul> <li>Develop a detailed analytical model for NAND energy</li></ul>
DATE 2010, TCAD 2013	dissipation and evaluate the impact of various
Chapter 2	parameters on NAND energy dissipation
Reliability	<ul> <li>Build a NAND reliability model to model the impact</li></ul>
HotStorage 2010,	of practical usage conditions on SSD reliability and
Techreport 2012	propose firmware level algorithms to increase SSD
Chapter 3 and 4	endurance
Scalability Chapter 5	<ul> <li>Quantify the impact of conventional architectures on SSD performance and propose a new scalable SSD architecture to increase performance with capacity</li> </ul>

#### SanDisk Optimus SAS SSDs

Optimus Eco™ 2.5" SAS SSDs Preliminary Specifications subject to ch	ange	
Performance		
Interface	6Gb/s SAS	Source <u>1</u>
Interface Ports	Dual/Wide	
Sequential Read/Write (MB/s)**	Up to 530/530 MB/s <sup>1</sup> Up to 1 GB/s Wide-Port	
Random Read/Write (IOPS)	Up to 90K/35K IOPS <sup>2</sup>	
Capacity		
19nm eMLC User Capacities*	400GB, 800GB, 1.6TB, 2TB	
Reliability		
Optimus MAX™ 2.5″ SAS SSD		Source <sup>1</sup>
Performance**		
Interface	SAS 6Gb/s	
Interface Ports	Dual	
Sequential Read/Write**	Up to 500/500 MB/s <sup>1</sup> per port	
Random Read/Write (IOPS)	Up to 85K/11K <sup>2</sup>	
Capacity		
19nm eMLC*	4TB	
Reliability		

1